PTD/S8/25 (08/03)
Approved for use through 07/31/008, OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a valid. OMB control number

## Certificate of Transmission under 37 CFR 1-8

Serial No. 10/618,041

Application of: Lee A. Burton

Filed: July 11, 2003

Art Unit:

Examiner:

15:05

Attorney Docket No. SRC027

For: SWITCH/NETWORK ADAPTER PORT INCORPORATING SHARED MEMORY RESOURCES SELECTIVELY ACCESSIBLE BY A DIRECT EXECUTION LOGIC ELEMENT AND ONE OR MORE DENSE LOGIC DEVICES

Confirmation No.:

Customer No.: 25235

I hereby certify that this correspondence with the following document(s) is being facsimile transmitted to the United States Patent and Trademark Office

- Information Disclosure Statement;
- Form PTO/SB/08A;

on

12 December 2003

Date

to centralized fax number: 703-872-9306

Julie Lange

Signature

Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.

Via Facsimile Attorney Docket No. SRC027 Client/Matter No. 80404.0032

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Lee A. Burton

Serial No. 10/618,041

Filed: July 11, 2003

For: SWITCH/NETWORK ADAPTER PORT INCORPORATING SHARED MEMORY RESOURCES SELECTIVELY ACCESSIBLE BY A DIRECT EXECUTION LOGIC ELEMENT AND ONE OR MORE DENSE LOGIC DEVICES

Confirmation No.:

Group Art Unit:

Examiner:

RECEIVED
CENTRAL FAX CENTER

DEC 1 9 2003

OFFICIAL

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97, the Examiner may wish to consider the references listed on the attached Form PTO/SB/08A. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application. Pursuant to 37 C.F.R. 1.98(d), copies of the references are not enclosed, as each reference was either provided or cited in U.S. Serial No. 09/932,330, from which priority under 35 U.S.C. 120 is claimed.

This Information Disclosure Statement is filed before mailing of a first Office Action in the above case. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1123.

Data Landen 20

Respectfully submitted

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON LLP

One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax

PTO/SB/08e(08/03)
Approved for use through 07/31/2006, OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form		SIMOKI	VIDECTION FOR THE TOTAL	Application Number	10/618,041
				Filing Date	July 11, 2003
	INFORMATION DISCLOSURE STATEMENT BY APPLICANT		First Named Inventor	Lee A. Burton	
STATE	MENT BY	APPI	LICANT	Art Unit	
(Use as many sheets a	is necessay)			Examiner Name	
Sheet	1	of	5	Attorney Docket No.	SRC027

			U.	S. PATENT		CUMENTS			.,	
Examiner Initials	Cite No.1	Document No. No. — Kind Code <sup>2</sup>	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Doc		Pages, Columns, Lines, Where Relevant Passage or Relevant Figures Appear			
		US-5,903,771	05	5/11/1999	Sg	pro et al.		1 & 6, col. 3, lines 30-67, col 4, l col 7, lines 1-27.	ines 1	
		US-6,192,439	02	/20/2001	G	unewald et al.	Fig 3, col 3, lines 53-67, col 4, lines 1-64.			
		US-6,076,152	06	3/13/2000	Hı	ippenthal et al.				
		US-5,052,773	04/18/2000 DeHon et al.		ļ					
, +		U\$-5,230,057	07	7/20/1993	Sł	ildo, et al.				
-		US-5,892,962	04	/06/1999	C)	outier				
		US-								
		us-	_	NII.		4/77/02/				
•		US-					<b></b>			
		US-					<u> </u>		· · · · · ·	
		us-								
			FO	REIGN PAT	EN.	T DOCUMENTS				
#********************	03-	Foreign Patent Document		Publication D: MM-DD-YYY		Name of Patente Applicant of Cited		Pages, Columns, Lines Where Relevant Passages or Relevant	40	
Examiner Initials	Çite No.1	Country Code <sup>3</sup> Number* Kind Cod	. ·	Witel-DO-111		//www.rearren		Figures Appear	,	
					<del>, ,</del>					
			· · · · · · · · · · · · · · · · · · ·							
	<del> </del>								~	

		<u> </u>
EXAMINER	DATE	
SIGNATURE	CONSIDERED	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08a(08/03)
Approved for use through 07/31/2006, OMB 0551-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Nork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid. OMB control number.

Substitute for f	1			Application Number	10/618,041	
				Filing Date	July 11, 2003	
	RMATION			First Named Inventor	Lee A. Burton	<u> </u>
STA	TEMENT B	Y APPI	LICANT	Art Unit		
(Use as many she	ets as necessay)			Examiner Name		
Sheet	2	of	5	Attorney Docket No.	SRC027	

		NON PATENT LITERATURE DOCUMENTS	r
Examiner Initials*	Cits No.1	Include name of the author (in CAPITAL LETTER\$), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	<b>3</b> 2
		AGARWAL, A., et al., "The Raw Compiler Project", pages 1-12, <a href="http://cag-www.lcs.mit.edu/raw">http://cag-www.lcs.mit.edu/raw</a> , Proceedings of the Second SUIF Compiler Workshop, Augs. 21-23, 1997.	
· · · · · · · · · · · · · · · · · · ·		ALBAHARNA, OSAMA, et al., "On the viability of FPGA-based integrated coprocessors", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 206-215.	
		AMERSON, RICK, et al., "Teramac—Configurable Custom Computing", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 32-38.	
		BARTHEL, DOMINIQUE August 25-26, 1997, "PVP a Parallel Video coProcessor", Hot Chips IX, Pages 203-210.	
		BERTIN, PATRICE, et al., "Programmable active memories: a performance assessment", © 1993 Massachusetts Institute of Technology, Pages 88-102.	
		BITTNER, RAY, et al., "Computing kernels implemented with a wormhole RTR CCM", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 98-105.	
		BUELL, D., et al. "Splash 2: FPGAs in a Custom Computing Machine – Chapter 1 – Custom Computing Machines: An introduction", Pages 1-11, <a href="http://www.computer.org/espress/catalog/bp07413/spls-ch1.html">http://www.computer.org/espress/catalog/bp07413/spls-ch1.html</a> (originally believed published in J. of Supercomputing, Vol. IX, 1995, PP. 219-230.	
		CASSELMAN, STEVEN, "Virtual Computing and The Virtual Computer", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 43-48.	
		CHAN, PAK, et al., "Architectural tradeoffs in field-programmable-device-based computing systems", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 152-161.	
		CLARK, DAVID, et al., "Supporting FPGA microprocessors through retargetable software tools", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 195-103.	
		CUCCARO, STEVEN, et al., "The CM-2X: a hybrid CM-2/Xilink prototype", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 121-130.	
		CULBERTSON, W. BRUCE, et al., "Exploring architectures for volume visualization on the Teramac custom computer", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 80-88.	
		CULBERTSON, W. BRUCE, et al., "Defect tolerance on the Teramac custom computer", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 116-123.	
		DEHON, ANDRE, "DPGA-Coupled microprocessors: commodity IC for the early 21st century", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 31-39.	
		DEHON, A., et al., "MATRIX A Reconfigurable Computing Device with Configurable Instruction Distribution", Hot Chips IX, August 25-26, 1997, Stanford, California, MIT Artificial Intelligence Laboratory.	
		DHAUSSY, PHILIPPE, et al., "Global control synthesis for an MIMD/FPGA machine", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 72-81.	

PTO/SB/08e(09/03)

Approved for use through 07/31/2006, OMB 0691-0031

Patent and Tradomark Office; U.S. DEPARTMENT OF COMMERCE of information unless it displays a valid, OMB control number.

Substitute for	form 1449A/PT(	)		Application Number	10/618,041	
				Filing Date	July 11, 2003	
	RMATION			First Named Inventor	Lee A. Burton	
STA	TEMENT BY	APPL	ICANT	Art Unit		
(Use as many she	eets as necessay)			Examiner Name		
Sheet	3	of	5	Attorney Docket No.	SRC027	

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	T*
		ELLIOTT, DUNCAN, et al., "Computational Ram: a memory-SIMD hybrid and its application to DSP", © 1992 IEEE, Publ. No. 0-7803-0246-X/92, Pages 30.6.1-30.6.4.	
		FORTES, JOSE, et al., "Systolic arrays, a survey of seven projects", © 1987 IEEE, Publ. No. 0018-9162/87/0700-0091, Pages 91-103.	
		GOKHALE, M., et al., "Processing in Memory: The Terasys Massively Parallel PIM Array" © April 1995, IEEE, Pages 23-31.	
		GUNTHER, BERNARD, et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 10-17.	
		HAGIWARA, HIROSHI, et al., "A dynamically microprogrammable computer with low-level parallelism", © 1980 IEEE, Publ. No. 0018-9340/80/07000-0577, Pages 577-594.	
		HARTENSTEIN, R. W., et al. "A General Approach in System Design Integrating Reconfigurable Accelerators," <a href="http://xputers.informatik.uni-kl.de/papers/paper026-1.html">http://xputers.informatik.uni-kl.de/papers/paper026-1.html</a> , IEEE 1996 Conference, Austin, TX, Oct. 9-11, 1996.	
		HARTENSTEIN, REINER, et al., "A reconfigurable data-driven ALU for Xputers", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 139-146.	
		HAUSER, JOHN, et al.: "GARP: a MIPS processor with a reconfigurable co-processor", © 1997 IEEE, Publ. No. 0-08186-8159-4/97, Pages 12-21.	
		HAYES, JOHN, et al., "A microprocessor-based hypercube, supercomputer", © 1986 IEEE, Publ. No. 0272-1732/86/1000-0006, Pages 6-17.	
		HERPEL, H. –J., et al., "A Reconfigurable Computer for Embedded Control Applications", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 111-120.	
		HOGL, H., et al., "Enable++: A second generation FPGA processor", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 45-53.	_
		KING, WILLIAM, et al., "Using MORRPH in an industrial machine vision system". © 1996 IEEE, Publ. No. 08186-7548-9/96, Pages 18-26.	
		MANOHAR, SWAMINATHAN, et al., "A pragmatic approach to systolic design", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0483, Pages 463-472.	
		MAUDUIT, NICOLAS, et al., "Lneuro 1.0: a piece of hardware LEGO for building neural network systems," © 1992 IEEE, Publ. No. 1045-9227/92, Pages 414-422.	
		MIRSKY, ETHAN A., "Coarse-Grain Reconfigurable Computing", Massachusetts Institute of Technology, June 1996.	
		MIRSKY, ETHAN, et al., "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 157-166.	

PTO/\$B/08a(08/03)
Approved for use through 07/31/2006, OMB 0551-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE collection of information unless it displays a valid. OMB control number.

Substitute for f	orm 1449A/PTO			Application Number	10/618,041
				Filing Date	July 11, 2003
	RMATION D			First Named Inventor	Lee A. Burton
STAT	rement by	APPI	LICANT	Art Unit	
(Use as many she	ets as necessay)			Examiner Name	
Sheet	4	of	5	Attorney Docket No.	\$RC027

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	T
		MORLEY, ROBERT E., Jr., et al., "A Massively Parallel Systolic Array Processor System", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0217, Pages 217-225.	
		PATTERSON, DAVID, et al., "A case for intelligent DRAM: IRAM", Hot Chips VIII, August 19-20, 1996, Pages 75-94.	
		PETERSON, JANES, et al., "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures", @ 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 178-187.	
		SCHMIT, HERMAN, "Incremental reconfiguration for pipelined applications," © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 47-55.	
		SITKOFF, NATHAN, et al., "Implementing a Genetic Algorithm on a Parallel Custom Computing Machine", Publ. No. 0-8186-7086-X/95, Pages 180-187.	-
,		STONE, HAROLD, "A logic-in-memory computer", © 1970 IEEE, IEEE Transactions on Computers, Pages 73-78, January 1990.	
		TANGEN, UWE, et al., "A parallel hardware evolvable computer POLYP extended abstract", © 1997 IEEE, Publ. No. 0-8186-8159/4/97, Pages 238-239.	
		THORNBURG, MIKE, et al., "Transformable Computers", © 1994 IEEE, Publ. No. 0-8186-5602-6/94, Pages 674-679.	
		TOMITA, SHINJI, et al., "A computer low-level parallelism QA-2", © 1986 IEEE, Publ. No. 0-0384-7495/86/0000/0280, Pages 280-289.	
		TRIMBERGER, STEVE, et al., "A time-multiplexed FPGA", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 22-28.	
		UEDA, HIROTADA, et al., "A multiprocessor system utilizing enhanced DSP's for image processing", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0611, Pages 611-620.	
· ·		VILLASENOR, JOHN, et al., "Configurable computing", © 1997 Scientific American, June 1997.	
		WANG, QUIANG, et al., "Automated field-programmable compute accelerator design using partial evaluation", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 145-154.	
		W.H. Mangione-Smith and B.L. Hutchings. Configurable computing: The Road Ahead. In Proceedings of the Reconfigurable Architectures Workshop (RAW'97), pages 81-96, 1997.	
		WIRTHLIN, MICHAEL, et al., "The Nano processor: a low resource reconfigurable processor", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 23-30.	
		WIRTHLIN, MICHAEL, et al., "A dynamic instruction set computer", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 99-107.	
	-	WITTIG, RALPH, et al., "One Chip: An FPGA processor with reconfigurable logic", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 126-135.	

PTO/\$B/08a(09/03)

	wbbteAed tet nas Jutonâu (A)∻ (√500€ OWR 022)-rors
	Patent and Tradomark Office; U.S. DEPARTMENT OF COMMERCS
Mandatina Pagaranti Paguntina Art of 1995, no possable pro remitred to despond to a C	offication of information unless it displays a valid. OMB control number

Substitute for t	form 1449A/PTO			Application Number	10/618,041 July 11, 2003	
				Filing Date		
•	RMATION D			First Named Inventor	Lee A. Burton	
STA	TEMENT BY	APP	LICANT	Art Unit		
(Use as many she	ets as necessay)			Examiner Name		
Sheet	5	of	5	Attorney Docket No.	SRC027	

	NON PATENT LITERATURE DOCUMENTS						
Examiner Initials"	Cite No.'	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	75				
		YAMAUCHI, TSUKASA, et al., "SOP: A reconfigurable massively parallel system and its controldata flow based compiling method", @ 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 148-156.					
		"Information Brief", PCI Bus Technology, © IBM Personal Computer Company, 1997, Pages 1-3,					
		YUN, HYUN-KYU AND SILVERMAN, H. F.; "A distributed memory MIMD multi-computer with reconfigurable custom computing capabilities", Brown University, 10-13 Dec. 1997, pp. 7-13.					

	1	
EXAMINER	DATE	
SIGNATURE	CONSIDERED	
	 	· · · · · · · · · · · · · · · · · · ·

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>\*</sup> Applicant's unique citation designation number (optional). \* Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, proparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. \$END TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.